We propose a linear-logarithmic CMOS image sensor with reduced fixed pattern noise (FPN). The proposed linear-logarithmic pixel based on a conventional 3-transistor active pixel sensor (APS) structure has additional circuits in which a photogate and a cascade MOSFET are integrated with the pixel structure in conjunction with the photodiode. To improve FPN, we applied the PMOSFET hard reset method as a reset transistor instead of NMOSFET reset normally used in APS. The proposed pixel has been designed and fabricated using 0.18-μm 1-poly 6-metal standard CMOS process. A 120 × 240 pixel array of test chip was divided into 2 different subsections with 60 × 240 sub-arrays, so that the proposed linear-logarithmic pixel with reduced FPN could be compared with the conventional linear-logarithmic pixel. We confirmed a reduction of pixel response variation which affected image quality.
Introduction
Real-world scenes have dynamic intra-scene ranges that might extend about seven orders or more of magnitude, from 10 −2 lux in the shadows to 10 5 lux in the bright sunlight [1] . Unfortunately, charged coupled devices (CCDs) image sensors and complementary metal-oxide semiconductor (CMOS) image sensors (CISs), which currently dominate the image sensor market, have a dynamic range of less than four orders of magnitude. Consequently, when imaging natural and industrial scenes, the response of these sensors is to saturate parts of the scene. To overcome these problems, several on-chip techniques have been proposed that can extend the dynamic range of image sensors. Several approaches have been proposed to extend the dynamic range of an image sensor [2] [3] [4] [5] [6] [7] [8] [9] . Logarithmic pixel can achieve a dynamic range above 100 dB. However, logarithmic pixel lead to a poor output swing. The multiple sampling technique provides wide dynamic range without pixel modification. However, the conventional multiple sampling method requires additional frame memories and an image synthesis process. Overflow integration capacitor method is not appropriate for small pixels due to their in-pixel lateral capacitor.
We proposed a new CMOS image sensor that extends the dynamic range using a photogate and a cascode MOSFET. The proposed linear-logarithmic CMOS image sensor successfully extended the dynamic range and perfectly worked as expected [10, 11] . However, there is also a negative effect due to the added parts for extending the dynamic range. It is not serious to limit the size of the pixel or the size of the photodiode area. Their mismatch lead to variations in the image sensor's output. This variation can be removed by using correlated double sampling (CDS) circuits or double sampling (DS) circuits. Before applying the CDS and the DS, we tried to find out how to reduce the variation at the pixel level.
Pixel Structure
The conventional linear-logarithmic pixel is proposed for wide dynamic range CMOS image sensors. The pixel based on a three-transistor active pixel sensor has two linear responses and a logarithmic response using a photogate and a cascode MOSFET. We propose a new linear-logarithmic pixel for a FPN reduction by slightly changing the structure of the previously proposed pixel. The MOSFET transfers the voltage using a soft reset and a hard reset. Generally, the soft reset method is mainly used. However, this method causes an offset level due to the influence of the threshold voltage mismatch. The hard reset can completely eliminate the influence of the threshold voltage [8] . The NMOSFET hard reset requires an additional larger voltage source than the power supply voltage. Thus, the PMOSFET hard reset that does not require an additional power source is applied to proposed pixel for FPN reduction. The proposed pixel was designed to evaluate the proposed method for FPN reduction. Figure 1 shows the schematic diagrams of the conventional linear-logarithmic pixel and the proposed linear-logarithmic pixel to reduce the pixel response variation using the PMOSFET hard reset. 
Experimental Results
The pixels have been designed using 0.18-μm 1-poly 6-metal standard CMOS process. A 120 × 240 pixel array of test chip was divided into 2 different subsections with 60 × 240 sub-arrays, so that the proposed linear-logarithmic pixel with reduced FPN could be compared with the conventional linear-logarithmic pixel. Figure 2 shows simulation results of the conventional linear-logarithmic pixel's output curves and proposed linear-logarithmic pixel's output curves according to the reset method. The conventional pixel using NMOSFET reset exhibits a rather wide range of variation in the first linear response region, whereas the proposed pixel using PMOSFET reset exhibits a relatively narrow range of variation. It indicates that the pixel responses are mostly uniform. That is, the FPN of proposed pixel is smaller than the conventional pixel.
Based on these simulation results, the image sensor was designed as a sub-array using the conventional linear-logarithmic pixel and the proposed linear-logarithmic pixel for a comparison. The image sensor for FPN reduction in the first linear response was designed in a 240 × 120 array with the conventional linear-logarithmic pixel in a 240 × 60 sub-array and the proposed linear-logarithmic pixel in a 240 × 60 sub-array. Figure 3 shows the output image of the image sensor. The image of the proposed linear-logarithmic pixel appears more uniform in the logarithmic response region as shown Figure 3 . The reduction effect of the pixel response variation was pronounced. 
Conclusions
We propose a linear-logarithmic CMOS image sensor with reduced FPN using the PMOSFET hard reset. The proposed image sensor has been designed and fabricated using 0.18-μm 1-poly 6-metal standard CMOS process. A test chip was divided into 2 different subsections with sub-arrays, so that the proposed linear-logarithmic pixel with reduced FPN could be compared with the conventional linear-logarithmic pixel. The proposed linear-logarithmic pixel exhibited a reduction of pixel response variation in the first linear region.
